

High Performance Computing

ADVANCED SCIENTIFIC COMPUTING

Prof. Dr. – Ing. Morris Riedel

Adjunct Associated Professor School of Engineering and Natural Sciences, University of Iceland, Reykjavik, Iceland Research Group Leader, Juelich Supercomputing Centre, Forschungszentrum Juelich, Germany

LECTURE 7







Graphical Processing Units (GPUs)

October 28, 2019 Room V02-156













Review of Practical Lecture 6.1 – Understanding OpenMP Parallel Programming

ubmitted batch job 200210

- Submission of Shared Memory Applications
 - Simple compiler directives enable parallelization in OpenMP
 - Remember application independent of number of threads





Jötunn login node

[morris@jotunn hellothreads]\$ sbatch submit-hellothreads.sh

#SBATCH --ntasks-per-node


HPDBSCAN=/homea/hpclab/train001/tools/hpdbscan/dbscan

BREMENSMALLDATA=/homea/hpclab/train001/bremenSmall.h5


srun \$HPDBSCAN -m 100 -e 300 -t 12 \$BREMENSMALLDATA

your own copy of bremen big BREMENBIGDATA=/homea/hpclab/train001/bremen.h5

#SBATCH --time=00:20:00



- Data Science & Machine Learning Applications
 - E.g. HPDBSCAN parallel code
 - Take advantage of simple OpenMP parallelization
 - Performance: OpenMP & MPI



[1] M. Goetz & M. Riedel et al, Proceedings IEEE Supercomputing Conference, 2015

Outline of the Course

- 1. High Performance Computing
- 2. Parallel Programming with MPI
- 3. Parallelization Fundamentals
- 4. Advanced MPI Techniques
- 5. Parallel Algorithms & Data Structures
- 6. Parallel Programming with OpenMP
- 7. Graphical Processing Units (GPUs)
- 8. Parallel & Scalable Machine & Deep Learning
- 9. Debugging & Profiling & Performance Toolsets
- 10. Hybrid Programming & Patterns

- 11. Scientific Visualization & Scalable Infrastructures
- 12. Terrestrial Systems & Climate
- 13. Systems Biology & Bioinformatics
- 14. Molecular Systems & Libraries
- 15. Computational Fluid Dynamics & Finite Elements
- 16. Epilogue
- + additional practical lectures & Webinars for our hands-on assignments in context
- Practical Topics
- Theoretical / Conceptual Topics

Outline

- General Purpose Graphical Processing Units (GPGPUs)
 - Multi-core CPUs vs. Many-core GPUs Revisited & TOP500 Impact
 - Terminology & NVIDIA Architecture Examples (Kepler, Pascal, Volta)
 - Understanding Node Architectures with GPUs & Summit HPC System
 - Interconnecting GPUs with NVLink/NVSwitch in 'islands' per Nodes
 - GPUDirect in Modular Supercomputing & Garpur Iceland HPC System

- Promises from previous lecture(s):
- Lecture 6 & Practical Lecture 6.1:
 Lecture 7 will offer more details on
 OpenMP relationships of programming
 GPUs and similiarites to GPU
 programming using OpenACC
- Note that this lecture is not a full programming course on GPUs with CUDA, OpenACC, and HIP that would require at least full 2-3 days
- The goal is to understand the enormous options to use GPUs today

- GPU Libraries & Programming Models
 - Data Science Impacts with Deep Learning & Multi GPU Horovod Interconnect
 - Simulation Sciences Impacts with Libraries (e.g., cuBLAS for basic linear algebra)
 - NVIDIA GPUs & Compute Unified Device Architecture (CUDA) Programming Model
 - Emerging different Vendors & AMD Radeon Examples
 - OpenACC & HIP Standard Programming Models




Selected Learning Outcomes

- Students understand...
 - Latest developments in parallel processing & high performance computing (HPC)
 - How to create and use high-performance clusters
 - What are scalable networks & data-intensive workloads
 - The importance of domain decomposition
 - Complex aspects of parallel programming
 - HPC environment tools that support programming or analyze behaviour
 - Different abstractions of parallel computing on various levels
 - Foundations and approaches of scientific domainspecific applications
- Students are able to ...
 - Programm and use HPC programming paradigms
 - Take advantage of innovative scientific computing simulations & technology
 - Work with technologies and tools to handle parallelism complexity




General Purpose Graphical Processing Units (GPGPUs)



Multi-core CPU Processors – Revisited (cf. Lecture 1)

- Significant advances in CPU (or microprocessor chips)
 - Multi-core architecture with dual, quad, six, or n processing cores
 - Processing cores are all on one chip
- Multi-core CPU chip architecture
 - Hierarchy of caches (on/off chip)
 - L1 cache is private to each core; on-chip
 - L2 cache is shared; on-chip
 - L3 cache or Dynamic random access memory (DRAM); off-chip



[3] Distributed & Cloud Computing Book


- Clock-rate for single processors increased from 10 MHz (Intel 286) to 4 GHz (Pentium 4) in 30 years
- Clock rate increase with higher 5 GHz unfortunately reached a limit due to power limitations / heat
- Multi-core CPU chips have quad, six, or n processing cores on one chip and use cache hierarchies

Many-core GPGPUs – Revisited (cf. Lecture 1)

- Use of very many simple cores
 - High throughput computing-oriented architecture
 - Use massive parallelism by executing a lot of concurrent threads slowly
 - Handle an ever increasing amount of multiple instruction threads
 - CPUs instead typically execute a single long thread as fast as possible
- Many-core GPUs are used in large clusters and within massively parallel supercomputers today
- Compared to multi-core CPUs, GPUs consist of a many-core architecture with
 - hundreds to even thousands of very simple cores executing threads rather slowly

Graphics Processing Unit (GPU) is great for data parallelism and task parallelism







[3] Distributed & Cloud Computing Book

- Named General-Purpose Computing on GPUs (GPGPU)
- Different programming models emerge

GPU Acceleration – Revisited (cf. Lecture 1)

- GPU accelerator architecture example (e.g. NVIDIA card)
 - GPUs can have 128 cores on one single GPU chip
 - Each core can work with eight threads of instructions
 - GPU is able to concurrently execute 128 * 8 = 1024 threads
 - Interaction and thus major (bandwidth) bottleneck between CPU and GPU is via memory interactions
 - E.g. applications that use matrix vector/matrix multiplication
 (e.g. deep learning algorithms)






[3] Distributed & Cloud Computing Book

- CPU acceleration means that GPUs accelerate computing due to a massive parallelism with thousands of threads compared to only a few threads used by conventional CPUs
- GPUs are designed to compute large numbers of floating point operations in parallel


Lecture 7 – Graphical Processing Units (GPUs)

NVIDIA GEFORCE – Gaming Industry History Example powered by GPUs




[11] NVIDIA GEFORCE

NVIDIA Fermi GPU Example - GPU Era before Kepler/Maxwell/Pascal/Volta



Lecture 7 – Graphical Processing Units (GPUs) 11 / 50

CPU/GPU Comparison & Evolution




[22] CPU/GPU Comparison

Lecture 7 – Graphical Processing Units (GPUs)

TOP 500 List (June 2019) - Revisited (cf. Lecture 1) - Impact on GPUs Today



[2] TOP500 Supercomputing Sites



massive number of GPUs included

EU #1

Lecture 7 - Graphical Processing Units (GPUs)

TOP 500 List (June 2019) – HPC #1 Machine Summit with Many-Core GPUs

Selected Facts




- Hosted at Department of Energy's (DOE) Oak Ridge National Laboratory (ORNL)
- Space: As big as two tennis courts
- Total number of nodes: 4608 Nodes
- Each node: two 22-core Power9 IBM CPUs from Intel (Intel: 95.6% of all Top500 systems)
- Each node: six(!) NVIDIA Tesla V100 GPUs (i.e., 4608 nodes x 6 GPUs = 27648 GPUs)
- Nodes linked together with Mellanox dual-rail FDR Infiniband network
- Power consumption: 13 Megawatts
- Total system memory: >10 PetaByte (PB)
 512 GigaBytes (GB) DDR4 + 96 GB HBM2 +
 ~ 1.6 TeraByte (TB) non-volatile memory (NVM)
- File system: 250 PB IBM transferring data at 2.5 TB/s

- Fastest HPC system in Top500 today is the Summit HPC machine hosted by US Oak Ridge National Laboratory (ORNL)
- The Summit HPC machine consists of 4608 nodes with each 2 22-core Power9 IBM CPUs from Intel per node & 6 GPUs NVIDIA Tesla V100 per node (27648 GPUs in total)



[7] OakRidge Supercomputer Summit


HPC #1 Machine Summit with Many-Core GPUs – Node Architecture with GPUs



Facts


NVLink (v2) GPU Interconnect ~50 GB/s

- Coherent memory across entire node
- NVLink (v2) fully interconnects 3 GPUs
 2 1 CPU with 50 GB/s on each side of node
- PCIe Gen 4 connects NVM & Network Interconnect (NIC)




Lecture 7 – Graphical Processing Units (GPUs)

NVIDIA Tesla Volta (v100) GPU Example with High Bandwidth Memory 2 (HBM2)



HBM2 with 900 GB/s bandwidth

(note: also other GPUs use HBM2 like AMD Radeon Instinct)



- [6] DEEP Projects Web Page
- JEDEC is the global leader in the development of global standards for the microelectronics industry that approved HBM as an industry standard
- VIDIA Tesla Volta (v100) enables a high-performance random access memory (RAM) interface between the accelerator and so-called high bandwidth memory (version 2, HBM2) with up to 900 GB/s per GPU
- HBM achieves higher bandwidth while using less power in a substantially smaller form factor than DDR4 SDRAM (Double Data Rate 4 Synchronous Dynamic Random-Access Memory) by stacking up to 8 DRAMs (i.e., 3D circuit)
- Approach: requiring the memory and processor to be physically close, decreasing memory paths

Selected Facts

- High-performance Random Access Memory (RAM) interface used in conjunction with HPC GPUs
- HBM2 are typically on-package solutions which cannot be (re-)configured after manufacture
- Manufactured by SK Hynix Inc (South Korea) & SAMSUNG


NVIDIA Tesla Volta (v100) GPU Example with Tensor Cores

- Selected Facts
 - 150 + 150 GB/s total bandwidth (NVLink v2)






- NVIDIA Tesla Volta (v100) is equipped with over 21 billion transistors with 5120 CUDA cores &
 640 tensor cores
- A tensor core is optimized for deep learning workloads by accelerating large matrix operations
 & perform mixed-precision matrix multiply & accumulate calculations in a single operation
- Predecessor of NVIDIA v100 was NVIDIA Tesla Pascal (p100) and widely used in HPC systems
- Predecessor of NVIDIA p100 was NVIDIA Tesla Kepler (e.g., K80 or K40) & used in HPC systems



Mixed precision (e.g. FP16 vs. FP32 better for deep learning due to a regularization effect for example)





for 90 Epochs with 1.28M ImageNet Dataset.

(cf. Invited Lecture by Dr. G. Cavallaro on Deep Learning & Remote Sensing)




Time to Solution in Hours

- Lower is Better

Deep Learning Training

Server Config: Dual Xeon E5-2699 v4, 2.6GHz | 8x Tesla K80, Tesla P100 or Tesla V100 | V100 performance measured on pre-production hardware. | ResNet-50 Training on Microsoft Cognitive Toolkit for 90 Epochs with 1.28M ImageNet dataset





[8] Summit Architecture Overview [9] NVIDIA Tesla Volta v100

Lecture 7 – Graphical Processing Units (GPUs) 17 / 50


Understanding Interconnects of GPUs: NVLink/NVSwitch 'Islands'

- Multi-GPU Communication (usually required for HPC)
 - E.g., NVLink enables GPU-to-GPU interconnects
 - E.g., NVSwitch enables all-to-all GPU communication / node (16 GPUs per server with 8 GPU pairs via 300 GB/s)
 - 'Islands': Scaling up to the full HPC system with GPUs






[8] Summit Architecture Overview
[10] NVIDIA NVLink/NVSwitch



Summit Node Example: NVLink (v2) GPU Interconnect ~50 GB/s

- NVLink is a high-speed direct GPU-to-GPU interconnect that supports 6 NVLink connections per NVIDIA Tesla Volta v100 GPU (bandwidth 300 GB/s) and can interconnet up to 8 NVIDIA Tesla Volta v100 GPUs
- NVSwitch incorporates multiple NVLinks to provide all-to-all GPU communication within a single node
- NVLink/NVSwitch are considered as 'Islands' since they do not scale with workloads to a full HPC machine like the GPUDirect interface is enabling


Application Co-Design of HPC Architectures – Modular Supercomputing Example



Lecture 7 – Graphical Processing Units (GPUs)


The modular supercomputing architecture (MSA) enables a flexible HPC system design co-designed by the need of different application workloads

Modular Supercomputing Architecture – Scaling with GPUDirect Implementation




[6] DEEP Projects Web Page

- Extreme Scale Booster (ESB)
 - Enables scalability based on many-core GPUs
 - Reduces load on host CPUs by enabling direct transfer of data through MPI to the GPUs (i.e., host CPU becomes more of a slim network driver in this context)
 - Ongoing research in DEEP-EST EU project
 - Innovative GPU interconnects are realized via GPUDirect implementations that go beyond the current limits of NVLink/NVSwitch 'islands'



Lecture 7 – Graphical Processing Units (GPUs)

Modular Supercomputing Architecture – Data Analytics Module (DAM)



- Data Analytics Module (DAM)
 - Specific requirements for data science & analytics frameworks
 - 16 nodes with 2x Intel Xeon
 Cascade Lake; 24 cores
 - 1x NVIDIA V100 GPU / node
 - 1x Intel STRATIX10 FPGA PCle3 / node
 - 384 GB DDR4 memory / node
 - 2 TB non-volatile memore / node
- DAM Prototype for teaching
 - 3 x 4 GPUs Tesla Volta V100
 - Slurm scheduling system






[6] DEEP Projects Web Page


The DAM prototype machine as part of the modular supercomputing architecture will be used in Assignment #2 for deep learning

HPC System – Garpur Cluster – Offering GPUs for Research in Iceland

Slurm Scheduling System

- Usage via different queues
- Several queues, here just selected examples
- Queue: Normal (36 nodes)
 - 2x Intel Xeon CPU (12 cores)
 - 128 GB Memory
- Queue: gpu (3 nodes)
 - 2x Tesla M2090 / node
- Queue: vgpu (2 nodes)
 - 1x Tesla Volta v100 / node
- Monitoring
 - Ganglia shows resource load





Garpur

About

Garpur is a joint project between the University of Iceland and University of Reykjavík with funding from the Icelandic Centre for Research (Ranni Research topics of computations performed on Garpur ranges from transport in quantum wires to ice sheet modeling of glaciers. Garpur was opened for users in late April 2016

In late 2017 Garpur recieved and upgrade which more that doubled the performance of the cluster.

Hardware Configuration

Garpur at a glance

Queue: normal nodes: 36 cpu: 2x Intel Xeon E5-2680v3 (2.5GHz, 12 memory: 128GB (8x16GB DDR4 2133MHz)

HÁSKÓLI ÍSLANDS UPPLÝSINGATÆKNISVIÐ




[13] Icelandic HPC Machines & Community

[Video] GPU vs. CPU Visual Demonstration



[14] Mythbuster GPU vs. CPU Video


GPU Libraries & Programming Models



Parallel Computing Example on Many-Core GPUs – A Case for using Libraries

- General Purpose Graphical Processing Unit (GPGPU)
 - Designed to compute large numbers of floating point operations in parallel, but with moderate performance
 - Step 'zero': Data is loaded via the main memory of the CPU (i.e., host CPU memory) to the device memory of the GPU accessed by the many cores
 - Step one: each GPU core has a column of matrix B (named as Bpart)
 - Step one: each GPU core has an element of column vector C (named Cpart)
 - Step two: Each GPU core performs an independent vector-scalar multiplication (i.e., independently based on their Bpart and Cpart contents)
 - Step three: Each GPU core has a part of the result vector A (named Apart) and is written in device memory; results go to the main memory of CPU






[3] Distributed & Cloud Computing Book

$$\begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix} = \begin{bmatrix} b_{0,0}c_0 + b_{0,1}c_1 + b_{0,2}c_2 + b_{0,3}c_3 \\ b_{1,0}c_0 + b_{1,1}c_1 + b_{1,2}c_2 + b_{1,3}c_3 \\ b_{2,0}c_0 + b_{2,1}c_1 + b_{2,2}c_2 + b_{2,3}c_3 \\ b_{3,0}c_0 + b_{3,1}c_1 + b_{3,2}c_2 + b_{3,3}c_3 \end{bmatrix}$$

$$\begin{array}{c} \mathbf{P0} \end{array} \quad \mathbf{P1} \quad \mathbf{P2} \quad \mathbf{P3}$$

Lecture 7 – Graphical Processing Units (GPUs)

DEEP Learning takes advantage of Many-Core Technologies (cf. Lecture 1)




Lecture 8 will provide more details about parallel & scalable machine & deep learning algorithms and how many-core HPC is used

Lecture 7 – Graphical Processing Units (GPUs)

Selected Deep Learning Frameworks & Tools used with GPUs

TensorFlow

- One of the most popular deep learning frameworks available today
- Execution on multi-core CPUs or many-core GPUs
- Tensorflow is an open source library for deep learning models using a flow graph approach
- Tensorflow nodes model mathematical operations and graph edges between the nodes are so-called tensors (also known as multi-dimensional arrays)
- The Tensorflow tool supports the use of CPUs and GPUs (much more faster than CPUs)
- Tensorflow work with the high-level deep learning tool Keras in order to create models fast
- New versions of Tensorflow have Keras shipped with it as well & many further tools







[18] Keras Web page


Keras

- Often used in combination with low-level frameworks like Tensorflow
- Keras is a high-level deep learning library implemented in Python that works on top of existing other rather low-level deep learning frameworks like Tensorflow, CNTK, or Theano
- Created deep learning models with Keras run seamlessly on CPU and GPU via low-level deep learning frameworks
- The key idea behind the Keras tool is to enable faster experimentation with deep networks

Lecture 8 will provide more details about using Tensorflow & Keras in Deep Learning via Python for a wide variety of data science tasks

Multispectral Remote Sensing Dataset Example (cf. Invited Lecture G. Cavallaro)

Dataset	:S	lmage type	Image per class	Scene classes	Annotation type	Total images	Spatial resolution (m)	Image sizes	Year	Ref.
	arthNet	Satellite MS	328 to 217119	43	Multi label	<mark>590,326</mark>	10	120x120	2018	G. Sumbul et al.
BigEarth							20	60x60		
							60	20x20		






permanently irrigated land, sclerophyllous vegetation, beaches, dunes, sands, estuaries, sea and ocean

coniferous forest, mixed

forest, water bodies



non-irrigated arable land, fruit trees and berry plantations, agro-forestry areas, transitional woodland/shrub



non-irrigated arable land




discontinuous urban fabric, non-irrigated arable land, land principally occupied by agriculture, broad-leaved forest [15] G. Sumbul et al.

[16] Big Earth Net Dataset

Lecture 8 will provide more details about parallel & scalable machine & deep learning algorithms are used with remote sensing datasets

Deep Learning via RESNET-50 Architecture

- Classification of land cover in scenes (cf. Invited Talk G. Cavallaro)
 - Very suitable for parallelization via distributed training on multi GPUs




[20] RESNET

- RESNET-50 is a known neural network architecture that has established a strong baseline in terms of accuracy
- The computational complexity of training the RESNET-50 architecture relies in the fact that is has ~ 25.6 millions of trainable parameters
- RESNET-50 still represents a good trade-off between accuracy, depth and number of parameters
- The setups of RESNET-50 makes it very suitable for parallelization via distributed training on multi GPUs

Lecture 8 will provide more details about parallel & scalable machine & deep learning algorithms are used with remote sensing datasets

Distributed Training with Multi GPU Usage using Horovod



> Lecture 8 will provide more details about using distributed training with Horovod & more examples of speed-ups with multi GPU usage

Lecture 7 – Graphical Processing Units (GPUs)

NVIDIA & Compute Unified Device Architecture (CUDA)

Compute Unified Device Architecture (CUDA)


- Industry standard programming model
- Dominant since NVIDIA is major producer of GPGPUs in the market
- Subset of programming language C
- Defines a programming model and a memory model


(Unlimited) Scalability

- Parallel portions of application executed on the GPU device as kernels
- Program for one thread can be instantiated on many parallel threads
- Program runs on any number of processors without recompiling
- NVIDIA Compute Unified Device Architecture (CUDA) is a vendor-specific programming model for NVIDIA GPUs
- CUDA Kernels run on NVIDIA GPUs and are written in CUDA to take advantage of many-core GPUs

Different Types of NVIDIA GPUs & Simulation Sciences Impact with Libraries


- Example: Three 'different types of NVIDIA GPUs'
 - Designed for different levels of performance requirements






[25] NVIDIA Training


Working with GPUs (1)



Working with GPUs (2)



Working with GPUs (3)



Working with GPUs (4)


Processing Flow

 $extsf{CPU}
ightarrow extsf{GPU}
ightarrow extsf{CPU}$


CPU

CPU Memory

- 1 Transfer data from CPU memory to GPU memory, transfer program
- 2 Load GPU program, execute on SMs, get (cached) data from memory; write back



Working with GPUs (5)



Library cuBLAS for Parallel Algebra using GPUs (1)

- Standard basic linear algebra subroutines (BLAS)
 - Specification of 152 routines for linear algebra
 - Famous example: SAXPY

SAXPY:
$$\vec{y} = a\vec{x} + \vec{y}$$
, with single precision

- cuBLAS Library
 - Freely available as part of the CUDA Toolkit and OpenACC Toolkit

```
void saxpy(int n, float a, float * x, float * y) {
  for (int i = 0; i < n; i++)
    y[i] = a * x[i] + y[i];
}</pre>
```

```
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
```

(simple CPU example version)

```
saxpy(n, a, x, y);
```

- Standard Basic Linear Algebra Subroutines (BLAS) represents a specification for low-level 152 routines for performing common linear algebra operations such as vector addition, scalar multiplication, dot products, linear combinations, and matrix multiplication
- cuBLAS is a library that enables parallel algebra using GPUs supporting all 152 BLAS routines
- SAXPY stands for single precision y = a * x + y




[23] cuBLAS

Library cuBLAS for Parallel Algebra using GPUs (2)

```
int a = 42; int n = 10;
float x[n], y[n];
// fill x, y
cublasHandle t handle;
                                                                                          Initialize
cublasCreate(&handle);
float * d_x, * d_y;
                                                                               Allocate GPU memory
cudaMallocManaged(\delta d_x, n * sizeof(x[0]);
cudaMallocManaged(&d y, n * sizeof(y[0]);
cublasSetVector(n, sizeof(x[0]), x, 1, d_x, 1);
                                                                                   Copy data to GPU
cublasSetVector(n, sizeof(y[0]), y, 1, d y, 1);
                                                                                   Call BLAS routine
cublasSaxpy(n, a, d_x, 1, d_y, 1);
                                                                                 Copy result to host
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);
                                                                                           Finalize
cudaFree(d_x); cudaFree(d_y);
cublasDestroy(handle);
```

Recent Support of OpenMP for Programming GPUs with Directives (cf. Lecture 6)


```
#pragma omp target map (tofrom:y), map(to:x)
#pragma omp teams num_teams(10) num_threads(10)
#pragma omp distribute
for (...) {
    ...
    #pragma omp parallel for
    for (...) {
    }
    ...
}
```




[9] Distributed & Cloud Computing Book

- OpenACC is similar to OpenMP, because it is modeled after OpenMP, but for accelerators
 - #pragma acc data copyout(y[0:N]) create(x[0:N])
 {
 double sum = 0.0;
 #pragma acc parallel loop
 for (int i=0; i<N; i++) {
 x[i] = 1.0;
 y[i] = 2.0;
 }
 #pragma acc parallel loop
 for (int i=0; i<N; i++) {
 y[i] = i*x[i]+y[i];
 }
 }</pre>

- OpenMP is the de-facto standard for multithreaded programming on CPU
- OpenMP includes since version 4.0 (better since
 4.5) also capabilities for programming GPUs






[21] JSC GPU Course

Lecture 7 – Graphical Processing Units (GPUs) 40 / 50

SAXPY with OpenACC Accelerator Model using GPUs

- OpenACC Accelerator Model
 - For computation & memory spaces
- Two separate memory spaces
 - Needs transfers back and forth
 - Transfers hidden from programmer
 - Memories are not coherent
 - Compiler & GPU runtime helps to make it easy for the developers

- The OpenACC Accelerator model enables an easy acceleration of code elements with compiler directives similar like OpenMP
- The OpenACC Accelerator model executes the main program on the host and the device code is transferred to accelerator
- In the openACC Accelerator model the execution on the accelerator is started and the host waits until return (exceptions with async)



saxpy_acc(n, a, x, y);

Impact & Changes of GPU Vendors – Example

- NVIDIA GPUs
 - Market dominance and most codes are written in NVIDIA CUDA C/C++
- AMD Radeon Instinct GPUs
 - Frontier Supercomputer expected to be fastest supercomputer with 1.5 exaflops of peak processing
 - Frontier will employ AMD Epyc CPUs and Radeon Instinct GPUs (CUDA is not supported by AMD hardware)



Heterogeneous Compute Interface for Portability (HIP)

- Selected Facts
 - Open source
 - Part of AMD ROCm software stack
 - Almost no performance penalty on NVIDIA GPUs + works on AMD GPUs
 - Includes tools to convert existing CUDA codes
 - Not a drop-in replacement for CUDA & developer knowledge is necessary for porting

```
CUDA
                         HIP
Thread
                         Thread/ Work item
Thread block
                         Workgroup
Warp
                         Wavefront
Global Memory
                         Global Memory
Shared memory
                         Local memory
Local memory
                         Private memory
Streaming Multiprocessor
                         Compute Unit
```


- Heterogeneous Compute Interface for Portability (HIP) is a C++ runtime API & Kernel language to write portable codes for AMD & NVIDIA GPUs
- The HIP kernel language is similar to CUDA in order to be easy for CUDA developers since most of the GPU codes are written in CUDA today

HIP vs CUDA Example

```
int main(){
float *a, *b, *out:
float *a_d, *b_d, *out_d;
a = (float*)malloc(sizeof(float) * N);
//same for b and out then fill a and b
cudaMalloc((void**)&a_d
       , sizeof(float) * N);
//same for b_d and out_d
cudaMemcpy(a_d, a, sizeof(float)
         * N, cudaMemcpyHostToDevice);
//same for b_d
vector_add
     <<<gri>dsize,blocksize,sh_memsize,stream>>>
     (out_d, a_d, b_d, N);
cudaMemcpy(out, out_d, sizeof(float)*N,
cudaMemcpyDeviceToHost);}
```

```
int main(){
float *a, *b, *out;
float *a_d, *b_d, *out_d;
a = (float*)malloc(sizeof(float) * N);
//same for b and out then fill a and b
hipMalloc((void**)&a_d
       , sizeof(float) * N);
//same for b_d and out_d
hipMemcpy(a_d, a, sizeof(float)
              * N, hipMemcpyHostToDevice);
//same for b_d
hipLaunchKernelGGL(vector_add,
     gridsize, blocksize, sh_memsize, stream,
     out_d, a_d, b_d, N);
hipMemcpy(out, out_d, size of (float)*N,
hipMemcpyDeviceToHost);}
```


[Video] Simulation Sciences Impact: AMBER Tool with GPUs



[24] Amber with GPUs Video

Lecture 7 – Graphical Processing Units (GPUs)

Lecture Bibliography



Lecture Bibliography (1)

- [1] M. Goetz, C. Bodenstein, M. Riedel, 'HPDBSCAN Highly Parallel DBSCAN', in proceedings of the ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis (SC2015), Machine Learning in HPC Environments (MLHPC) Workshop, 2015, Online: https://www.researchgate.net/publication/301463871 HPDBSCAN highly parallel DBSCAN
- [2] TOP500 Supercomputing Sites, Online: http://www.top500.org/
- [3] K. Hwang, G. C. Fox, J. J. Dongarra, 'Distributed and Cloud Computing', Book, Online: http://store.elsevier.com/product.jsp?locale=en EU&isbn=9780128002049
- [4] YouTube Video, 'Neural Network 3D Simulation', Online: https://www.youtube.com/watch?v=3JQ3hYko51Y
- [5] A. Rosebrock, 'Get off the deep learning bandwagon and get some perspective', Online: http://www.pyimagesearch.com/2014/06/09/get-deep-learning-bandwagon-get-perspective/
- [6] DEEP Projects Web page, Online: http://www.deep-projects.eu/
- [7] OakRidge Supercomputer Summit, Online: https://oakridgetoday.com/2019/06/17/ornls-summit-remains-worlds-most-powerful-supercomputer/
- [8] Summit Supercomputer Architecture Overview, Online: https://www.olcf.ornl.gov/wp-content/uploads/2019/05/Summit System Overview 20190520.pdf
- [9] NVIDIA Tesla Volta v100, Online: https://www.nvidia.com/en-us/data-center/tesla-v100/
- [10] NVIDIA NVLink/NVSwitch, Online: https://www.nvidia.com/en-us/data-center/nvlink/

Lecture Bibliography (2)

■ [11] NVIDIA GEFORCE Gaming Industry, Online:

https://www.nvidia.com/en-eu/geforce/

■ [12] JEDEC on HBM, Online:

https://www.jedec.org/news/pressreleases/jedec-updates-groundbreaking-high-bandwidth-memory-hbm-standard

■ [13] Icelandic HPC Machines & Community, Online:

http://ihpc.is

■ [14] YouTube Video, 'Mythbusters Demo GPU versus CPU', Online:

https://www.youtube.com/watch?v=-P28LKWTzrl

- [15] G. Sumbul, M. Charfuelan, B. Demir, V. Markl, BigEarthNet: A Large-Scale Benchmark Archive for Remote Sensing Image Understanding, IEEE International Conference on Geoscience and Remote Sensing Symposium, Yokohama, Japan, 2019.
- [16] Tensorflow Dataset 'Big Earth Net', Online:

https://www.tensorflow.org/datasets/datasets#bigearthnet

■ [17] Tensorflow, Online:

https://www.tensorflow.org/

• [18] Keras Python Deep Learning Library, Online:

https://keras.io/

- [19] Horovod: Uber's Open Source Distributed Deep Learning Framework for TensorFlow, Online:
 - https://www.slideshare.net/databricks/horovod-ubers-open-source-distributed-deep-learning-framework-for-tensorflow
- [20] Kaiming He et al., 'Deep Residual Learning for Image Recognition', Online:

https://arxiv.org/pdf/1512.03385.pdf

Lecture Bibliography (3)

- [21] A. Heerten et al., Introduction to GPU Programming JSC Course
- [22] CPU/GPU Performance Comparison, Online:
 https://www.karlrupp.net/2013/06/cpu-gpu-and-mic-hardwarecharacteristics-over-time/
- [23] cuBLAS Parallel Algebra Library, Online: https://developer.nvidia.com/cublas
- [24] AMBER and GPUs, Online: https://www.youtube.com/watch?v=EcQCxU7wM38
- [25] SDSC, Nvidia Training Introduction, Online: http://www.sdsc.edu/us/training/assets/docs/NVIDIA-01-Intro.pdf



Lecture 7 – Graphical Processing Units (GPUs) 50 / 50