

High Performance Computing

ADVANCED SCIENTIFIC COMPUTING

Prof. Dr. – Ing. Morris Riedel

Adjunct Associated Professor School of Engineering and Natural Sciences, University of Iceland, Reykjavik, Iceland Research Group Leader, Juelich Supercomputing Centre, Forschungszentrum Juelich, Germany

LECTURE 1

High Performance Computing

September 5, 2019 Room V02-258



UNIVERSITY OF ICELAND SCHOOL OF ENGINEERING AND NATURAL SCIEN

FACULTY OF INDUSTRIAL ENGINEERING, MECHANICAL ENGINEERING AND COMPUTER SCIENCE








Morris Riedel



@MorrisRiedel

O @MorrisRiedel

Review of Practical Lecture 0.2 – Short Intro to C Programming & Scheduling



Outline of the Course

- 1. High Performance Computing
- 2. Parallel Programming with MPI
- 3. Parallelization Fundamentals
- 4. Advanced MPI Techniques
- 5. Parallel Algorithms & Data Structures
- 6. Parallel Programming with OpenMP
- 7. Graphical Processing Units (GPUs)
- 8. Parallel & Scalable Machine & Deep Learning
- 9. Debugging & Profiling & Performance Toolsets
- 10. Hybrid Programming & Patterns

- 11. Scientific Visualization & Scalable Infrastructures
- 12. Terrestrial Systems & Climate
- 13. Systems Biology & Bioinformatics
- 14. Molecular Systems & Libraries
- 15. Computational Fluid Dynamics & Finite Elements
- 16. Epilogue

+ additional practical lectures & Webinars for our hands-on assignments in context

- Practical Topics
- Theoretical / Conceptual Topics

Outline

- High Performance Computing (HPC) Basics
 - Four basic building blocks of HPC
 - TOP500 & Performance Benchmarks
 - Multi-core CPU Processors
 - Shared Memory & Distributed Memory Architectures
 - Hybrid Architectures & Programming
- HPC Ecosystem Technologies
 - HPC System Software Environment Revisited
 - System Architectures & Network Topologies
 - Many-core GPUs & Supercomputing Co-Design
 - Relationships to Big Data & Machine/Deep Learning
 - Data Access & Large-scale Infrastructures




Selected Learning Outcomes

- Students understand...
 - Latest developments in parallel processing & high performance computing (HPC)
 - How to create and use high-performance clusters
 - What are scalable networks & data-intensive workloads
 - The importance of domain decomposition
 - Complex aspects of parallel programming
 - HPC environment tools that support programming or analyze behaviour
 - Different abstractions of parallel computing on various levels
 - Foundations and approaches of scientific domainspecific applications
- Students are able to ...
 - Programm and use HPC programming paradigms
 - Take advantage of innovative scientific computing simulations & technology
 - Work with technologies and tools to handle parallelism complexity



High Performance Computing (HPC) Basics



What is High Performance Computing?

- Wikipedia: 'redirects from HPC to Supercomputer'
 - Interesting gives us already a hint what it is generally about

A supercomputer is a computer at the frontline of contemporary processing capacity – particularly speed of calculation


[4] Wikipedia 'Supercomputer' Online




HPC includes work on 'four basic building blocks' in this course

- Theory (numerical laws, physical models, speed-up performance, etc.)
- Technology (multi-core, supercomputers, networks, storages, etc.)
- Architecture (shared-memory, distributed-memory, interconnects, etc.)
- Software (libraries, schedulers, monitoring, applications, etc.)


[5] Introduction to High Performance Computing for Scientists and Engineers






Understanding High Performance Computing (HPC) – Revisited

High Performance Computing (HPC) is based on computing resources that enable the efficient use of parallel computing techniques through specific support with dedicated hardware such as high performance cpu/core interconnections.



 High Throughput Computing (HTC) is based on commonly available computing resources such as commodity PCs and small clusters that enable the execution of 'farming jobs' without providing a high performance interconnection between the cpu/cores.



The complementary Cloud Computing & Big Data – Parallel Machine & Deep Learning Course focusses on High Throughput Computing


Parallel Computing

- All modern supercomputers depend heavily on parallelism
 - Parallelism can be achieved with many different approaches

 We speak of parallel computing whenever a number of 'compute elements' (e.g. cores) solve a problem in a cooperative way

[5] Introduction to High Performance Computing for Scientists and Engineers

- Often known as 'parallel processing' of some problem space
 - Tackle problems in parallel to enable the 'best performance' possible
 - Includes not only parallel computing, but also parallel input/output (I/O)
- 'The measure of speed' in High Performance Computing matters
 - Common measure for parallel computers established by TOP500 list
 - Based on benchmark for ranking the best 500 computers worldwide



[6] TOP500 Supercomputing Sites

> Lecture 3 will give in-depth details on parallelization fundamentals & performance term relationships & theoretical considerations

TOP 500 List (June 2019)

| | Þ., |
|-----|-------------------------|
| TOP | 500 The List. |

June 2019 November 2018 June 2018 June 2017 June 2017 November 2016 June 2016 June 2015 November 2014 June 2014

November 2013

November 2012

November 2011

November 2010

November 2009

November 2008

November 2007

November 2006

November 2005

June 2013

June 2012

June 2011

June 2010

June 2009

June 2008

June 2007

June 2006

June 2005

₽

₽

₽

₽

Þ

Þ

₽

Þ

₽

₽

ъ

Þ

₽

•

₽

►

₽

- b

ъ

[6] TOP500 Supercomputing Sites

| NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM Image: Signal and Signal and Laboratory United States Image: Signal and Signal and Laboratory United States Signal Signal and Signal and Laboratory United States Signal and Signal an | Rank | System | Cores | Rmax (TFlop/s) | Rpeak (TFlop/s) | Power (kW) | |
|--|------|--|------------|-------------------|--------------------|---------------|--------------------|
| NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM / NVIDIA / Mellanox DDE/NNSA/LINL United StatesNVIDIA / Mellanox DDE/NNSA/LINL United StatesProvide States3sumway TaihuLight - Sunway MPP, Sunway SW26010 260C National Supercomputing Center in Wuxi China10,649,60093,014.6125,435.915,3714Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.20Hz, National Super Computer Center in Guangzhou China61,444.5100,678.718,482Power | 1 | NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM D0E/SC/Oak Ridge National Laboratory | 2,414,592 | 148,600.0 | 200,794.9 | 10,096 | |
| 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China 1.45GHz, Sunway, NRCPC 4 Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.2GHz, 4,981,760 61,444.5 100,678.7 18,482 7 Trentera - Dell C6420, Xeon Platinum 8280 28C 2.7GHz, Mellanox China 448,448 23,516.4 38,745.9 FindiniBand HDR, Dell EMC Texas Advanced Computing Center/Univ. of Texas United States 387,872 21,230.0 27,154.3 2,384 EU #11 7 Trinity - Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect, NVIDIA Tesla P100, Cray Inc. Swiss National Supercomputing Centre (CSCS) 387,872 21,230.0 27,154.3 2,384 EU #11 7 Trinity - Cray XC50, Xeon E5-2698v3 16C 2.3GHz, Intel Xeon Phi Volted States 979,072 20,158.7 41,461.2 7,578 8 Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR, Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) Japan 305,856 19,476.6 26,873.9 9 SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 310Hz, Intel Omi-Path , Lenovo 305,856 19,476.6 26,873.9 | 2 | NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM / NVIDIA / Mellanox DOE/NNSA/LLNL | 1,572,480 | 94,640.0 | 125,712.0 | 7,438 | |
| TH Express-2, Matrix-2000, NUDT National Super Computer Center in Guangzhou China5Frontera - Dell Cód20, Xeon Platinum 8280 28C 2.7GHz, Mellanox InfiniBand HDR, Dell EMC Texas Advanced Computing Center/Univ. of Texas United States448,44823,516.438,745.96Piz Daint - Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect , NVIDIA Tesla P100, Cray Inc. Switsreland387,87221,230.027,154.32,3847Trinity - Cray XC40, Xeon E5-2698v3 16C 2.3GHz, Intel Xeon Phi 7250 68C 1.4GHz, Aries interconnect , Cray Inc. DOE/NNSA/LANL/SNL United States979,07220,158.741,461.27,5788Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR, Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) Japan391,68019,880.032,576.61,6479SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 3.1GHz, Intel Omni-Path , Lenovo Leibniz Rechenzentrum305,85619,476.626,873.9 | 3 | 1.456Hz, Sunway , NRCPC National Supercomputing Center in Wuxi | 10,649,600 | 93,014.6 | 125,435.9 | 15,371 | _ |
| InfiniBand HDR, Dell EMC Texas Advanced Computing Center/Univ. of Texas United States387,87221,230.027,154.32,3846Piz Daint - Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect, NVIDIA Tesla P100, Cray Inc. Switzerland387,87221,230.027,154.32,3847Trinity - Cray XC40, Xeon E5-26908v3 16C 2.3GHz, Intel Xeon Phi DOE/NNSA/LANL/SNL United States979,07220,158.741,461.27,5788Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR, Fujitsu National Institute of Advanced Industrial Science and Technology | 4 | TH Express-2, Matrix-2000 , NUDT National Super Computer Center in Guangzhou | 4,981,760 | 61,444.5 | 100,678.7 | 18,482 | power challenge |
| interconnect, NVIDIA Tesla P100, Cray Inc. Swiss National Supercomputing Centre (CSCS) switzerland 7 Trinity - Cray XC40, Xeon E5-2698v3 16C 2.3GHz, Intel Xeon Phi 7250 68C 1.4GHz, Aries interconnect, Cray Inc. DOE/NNSA/LANL/SNL United States 979,072 20,158.7 41,461.2 7,578 8 Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR, Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) Japan 391,680 19,880.0 32,576.6 1,649 8 SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 2.1GHz, Intel Omni-Path , Lenovo Leibniz Rechenzentrum 305,856 19,476.6 26,873.9 | 5 | InfiniBand HDR , Dell EMC Texas Advanced Computing Center/Univ. of Texas | 448,448 | 23,516.4 | 38,745.9 | | |
| 7250 68C 1.4GHz, Aries interconnect, Cray Inc. DOE/NNSA/LANL/SNL United States Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, 391,680 19,880.0 32,576.6 1,649 Xeon Gold 6148 20C 2.4GHz, NVIDIA Testa V100 SXM2, Infiniband EDR, Fujitsu SuperMUC-NG - Advanced Industrial Science and Technology 391,680 19,880.0 32,576.6 1,649 9 SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 305,856 19,476.6 26,873.9 | 6 | interconnect , NVIDIA Tesla P100 , Cray Inc . Swiss National Supercomputing Centre (CSCS) | 387,872 | 21,230.0 | 27,154.3 | 2,384 | EU #1 |
| Xeon Gold 6148 20C 2.4GHz, NVIDIA Testa V100 SXM2, Infiniband EDR, Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) Japan 9 SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 305,856 19,476.6 26,873.9 2.1GHz, Intel Omni-Path , Lenovo Leibniz Rechenzentrum | 7 | 7250 68C 1.4GHz, Aries interconnect , Cray Inc . DOE/NNSA/LANL/SNL | 979,072 | 20,158.7 | 41,461.2 | 7,578 | |
| 3.1GHz, Intel Omni-Path , Lenovo Leibniz Rechenzentrum | 8 | Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR , Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) | 391,680 | 19,880.0 | 32,576.6 | 1,649 | |
| | 9 | 3.1GHz, Intel Omni-Path , Lenovo Leibniz Rechenzentrum | 305,856 | 19,476.6 | 26,873.9 | | |

LINPACK Benchmarks and Alternatives

TOP500 ranking is based on the LINPACK benchmark

[7] LINPACK Benchmark implementation

LINPACK solves a dense system of linear equations of unspecified size

- LINPACK covers only a single architectural aspect ('critics exist')
 - Measures 'peak performance': All involved 'supercomputer elements' operate on maximum performance
 - Available through a wide variety of 'open source implementations'
 - Success via 'simplicity & ease of use' thus used for over two decades
- Realistic applications benchmark suites might be alternatives
 - HPC Challenge benchmarks (includes 7 tests)
 - JUBE benchmark suite (based on real applications)

[8] HPC Challenge Benchmark Suite

[9] JUBE Benchmark Suite

Multi-core CPU Processors

Significant advances in CPU (or microprocessor chips)


- Multi-core architecture with dual, quad, six, or n processing cores
- Processing cores are all on one chip

Multi-core CPU chip architecture

- Hierarchy of caches (on/off chip)
- L1 cache is private to each core; on-chip
- L2 cache is shared; on-chip
- L3 cache or Dynamic random access memory (DRAM); off-chip

Clock-rate for single processors increased from 10 MHz (Intel 286) to 4 GHz (Pentium 4) in 30 years

- Clock rate increase with higher 5 GHz unfortunately reached a limit due to power limitations / heat
 - Multi-core CPU chips have quad, six, or n processing cores on one chip and use cache hierarchies



[10] Distributed & Cloud Computing Book

Dominant Architectures of HPC Systems

- Traditionally two dominant types of architectures
 - Shared-Memory Computers
 - Distributed Memory Computers


- Shared-memory parallelization with OpenMP
- Distributed-memory parallel programming with the Message Passing Interface (MPI) standard
- Often hierarchical (hybrid) systems of both in practice
 - Dominance in the last couple of years in the community on X86-based commodity clusters running the Linux OS on Intel/AMD processors
 - More recently, also accelerators play a significant role (e.g., many-core chips)
- More recently
 - Both above considered as 'programming models'
 - Emerging computing models getting relevant for HPC: e.g., quantum devices, neuromorphic devices

Shared-Memory Computers

A shared-memory parallel computer is a system in which a number of CPUs work on a common, shared physical address space

[5] Introduction to High Performance Computing for Scientists and Engineers

- Two varieties of shared-memory systems:
 - 1. Unified Memory Access (UMA)
 - 2. Cache-coherent Nonuniform Memory Access (ccNUMA)
- The Problem of 'Cache Coherence' (in UMA/ccNUMA)
 - Different CPUs use Cache to 'modify same cache values'
 - Consistency between cached data & data in memory must be guaranteed
 - 'Cache coherence protocols' ensure a consistent view of memory




Shared-Memory with UMA

- UMA systems use 'flat memory model': Latencies and bandwidth are the same for all processors and all memory locations.
- Also called Symmetric Multiprocessing (SMP)

[5] Introduction to High Performance Computing for Scientists and Engineers

Selected Features

- Socket is a physical package (with multiple cores), typically a replacable component
- Two dual core chips (2 core/socket)
- P = Processor core
- L1D = Level 1 Cache Data (fastest)
- L2 = Level 2 Cache (fast)
- Memory = main memory (slow)
- Chipset = enforces cache coherence and mediates connections to memory






Shared-Memory with ccNUMA

- ccNUMA systems share logically memory that is physically distributed (similar like distributed-memory systems)
- Network logic makes the aggregated memory appear as one single address space

[5] Introduction to High Performance Computing for Scientists and Engineers



Selected Features


- Eight cores (4 cores/socket); L3 = Level 3 Cache
- Memory interface = establishes a coherent link to enable one 'logical' single address space of 'physically distributed memory'

Programming with Shared Memory using OpenMP

- Shared-memory programming enables immediate access to all data from all processors without explicit communication
- OpenMP is dominant shared-memory programming standard today (v3)
- OpenMP is a set of compiler directives to 'mark parallel regions'

[11] OpenMP API Specification

- Features
 - Bindings are defined for C, C++, and Fortran languages
 - Threads TX are 'lightweight processes' that mutually access data




Lecture 6 will give in-depth details on the shared-memory programming model with OpenMP and using its compiler directives

Distributed-Memory Computers

A distributed-memory parallel computer establishes a 'system view' where no process can access another process' memory directly

[5] Introduction to High Performance Computing for Scientists and Engineers



Features

- Processors communicate via Network Interfaces (NI)
- NI mediates the connection to a Communication network
- This setup is rarely used \rightarrow a programming model view today


Programming with Distributed Memory using MPI

- Distributed-memory programming enables explicit message passing as communication between processors
- Message Passing Interface (MPI) is dominant distributed-memory programming standard today (available in many different version)
- MPI is a standard defined and developed by the MPI Forum

[12] MPI Standard

Features

- No remote memory access on distributed-memory systems
- Require to 'send messages' back and forth between processes PX
- Many free Message Passing Interface (MPI) libraries available
- Programming is tedious & complicated, but most flexible method



> Lecture 2 & 4 will give in-depth details on the distributed-memory programming model with the Message Passing Interface (MPI)

MPI Standard – GNU OpenMPI Implementation Example – Revisited

Message Passing Interface (MPI)

- A standardized and portable message-passing standard
- Designed to support different HPC architectures
- A wide variety of MPI implementations exist
- Standard defines the syntax and semantics of a core of library routines used in C, C++ & Fortran

OpenMPI Implementation

- Open source license based on the BSD license
- Full MPI (version 3) standards conformance
- Developed & maintained by a consortium of academic, research, & industry partners
- Typically available as modules on HPC systems and used with mpicc compiler
- Often built with the GNU compiler set and/or Intel compilers



MPI STANDARD EFFORTS

MPI 3

MPI 3.0



MPI Forum

[12] MPI Standard




P1 P2 P3 P4 P5

[13] OpenMPI Web page

Hierarchical Hybrid Computers

- A hierarchical hybrid parallel computer is neither a purely shared-memory nor a purely distributed-memory type system but a mixture of both
- Large-scale 'hybrid' parallel computers have shared-memory building blocks interconnected with a fast network today




[5] Introduction to High Performance Computing for Scientists and Engineers


Features

- Shared-memory nodes (here ccNUMA) with local NIs
- NI mediates connections to other remote 'SMP nodes'

Programming Hybrid Systems & Patterns

- Hybrid systems programming uses MPI as explicit internode communication and OpenMP for parallelization within the node
- Parallel Programming is often supported by using 'patterns' such as stencil methods in order to apply functions to the domain decomposition
- Experience from HPC Practice
 - Most parallel applications still take no notice of the hardware structure
 - Use of pure MPI for parallelization remains the dominant programming
 - Historical reason: old supercomputers all distributed-memory type
 - Use of accelerators is significantly increasing in practice today
- Challenges with the 'mapping problem'
 - Performance of hybrid (as well as pure MPI codes) depends crucially on factors not directly connected to the programming model
 - It largely depends on the association of threads and processes to cores
 - Patterns (e.g., stencil methods) support the parallel programming






> Lecture 10 will provide insights into hybrid programming models and introduces selected patterns used in parallel programming

[Video] Juelich – Supercomputer Upgrade



HPC Ecosystem Technologies



HPC System Software Environment – Revisited (cf. Practical Lecture 0.2)

Operating System

Former times often 'proprietary OS', nowadays often (reduced) 'Linux'

Scheduling Systems

- Manage concurrent access of users on Supercomputers
- Different scheduling algorithms can be used with different 'batch queues'
- Example: SLURM @ JÖTUNN Cluster, LoadLeveler @ JUQUEEN, etc.

Monitoring Systems

- Monitor and test status of the system ('system health checks/heartbeat')
- Enables view of usage of system per node/rack ('system load')
- Examples: LLView, INCA, Ganglia @ JOTUNN Cluster, etc.


Performance Analysis Systems

Measure performance of an application and recommend improvements (.e.g Scalasca, Vampir, etc.)

> Lecture 9 will offer more insights into performance analysis systems with debugging, profiling, and HPC performance toolsets

- HPC systems and supercomputers typically provide a software environment that support the processing of parallel and scalable applications
- Monitoring systems offer a comprehensive view of the current status of a HPC system or supercomputer
- Scheduling systems enable a method by which user processes are given access to processors

Scheduling vs. Emerging Interactive Supercomputing Approaches



[20] A. Lintermann & M. Riedel et al., 'Enabling Interactive Supercomputing at JSC – Lessons Learned' [21] A. Streit & M. Riedel et al., 'UNICORE 6 – Recent and Future Advancements'

[22] Project Jupyter Web page

Modular Supercomputer JUWELS – Revisited



HPC System Architectures


HPC systems are very complex 'machines' with many elements

- CPUs & multi-cores
- 'multi-threading' capabilities
- Data access levels
- Different levels of Caches
- Network topologies
- Various interconnects
- Architecture Impacts
 - Vendor designs, e.g., IBM Bluegene/Q
 - Infrastructure, e.g., cooling & power lines in computing hall



- HPC faced a significant change in practice with respect to performance increase after years
- Getting more speed for free by waiting for new CPU generations does not work any more
- Multi-core processors emerge that require to use those multiple resources efficiently in parallel
- Many-core processors emerge that are used to accelerate certain computing application parts


Example: IBM BlueGene Architecture Evolution






Network Topologies

- Large-scale HPC Systems have special network setups
 - Dedicated I/O nodes, fast interconnects, e.g. Infiniband (IB)
 - Different network topologies, e.g. tree, 5D Torus network, mesh, etc. (raise challenges in task mappings and communication patterns)





[5] Introduction to High Performance Computing for Scientists and Engineers

HPC System Architecture & Continous Developments


- Increasing number of other 'new' emerging system architectures
 - HPC at cutting-edge of computing and integrates new hardware developments as continuous activity
- General Purpose Computation on Graphics Processing Unit (GPGPUs/GPUs)
 - Use of GPUs instead for computer graphics for computing
 - Programming models are OpenCL and Nvidia CUDA
 - Getting more and more adopted in many application fields
- Field Programmable Gate Array (FPGAs)
 - Integrated circuit designed to be configured by a user after shipping
 - Enables updates of functionality and reconfigurable 'wired' interconnects
- Cell processors
 - Enables combination of general-purpose cores with co-processing elements that accelerate dedicated forms of computations



- Artificial Intelligence with methods from machine learning and deep learning influence HPC system architectures today
- Complement initial focus on computeintensive with data-intensive application codesign activities

Many-core GPGPUs

- Use of very many simple cores
 - High throughput computing-oriented architecture
 - Use massive parallelism by executing a lot of concurrent threads slowly
 - Handle an ever increasing amount of multiple instruction threads
 - CPUs instead typically execute a single long thread as fast as possible
- Many-core GPUs are used in large clusters and within massively parallel supercomputers today
 - Named General-Purpose Computing on GPUs (GPGPU)
 - Different programming models emerge







- Graphics Processing Unit (GPU) is great for data parallelism and task parallelism
- Compared to multi-core CPUs, GPUs consist of a many-core architecture with hundreds to even thousands of very simple cores executing threads rather slowly

GPU Acceleration

- GPU accelerator architecture example (e.g. NVIDIA card)
 - GPUs can have 128 cores on one single GPU chip
 - Each core can work with eight threads of instructions
 - GPU is able to concurrently execute 128 * 8 = 1024 threads
 - Interaction and thus major (bandwidth) bottleneck between CPU and GPU is via memory interactions
 - E.g. applications that use matrix vector/matrix multiplication (e.g. deep learning algorithms)






[10] Distributed & Cloud Computing Book


- CPU acceleration means that GPUs accelerate computing due to a massive parallelism with thousands of threads compared to only a few threads used by conventional CPUs
- GPUs are designed to compute large numbers of floating point operations in parallel

Lecture 10 will introduce the programming of accelerators with different approaches and their key benefits for applications

NVIDIA Fermi GPU Example




DEEP Learning takes advantage of Many-Core Technologies




Lecture 8 will provide more details about parallel & scalable machine & deep learning algorithms and how many-core HPC is used

Deep Learning Application Example – Using High Performance Computing




> Lecture 8 will provide more details about parallel & scalable machine & deep learning algorithms and remote sensing applications

HPC Relationship to 'Big Data' in Machine & Deep Learning



Deep Learning Application Example – Using Cloud Computing



> The complementary Cloud Computing & Big Data – Parallel Machine & Deep Learning Course teaches Apache Spark Approaches


HPC Relationship to 'Big Data' in Simulation Sciences



Better Prediction Accuracy Involves "Bigger" Data

| Estimated figures for simulated 240 second period, 100 hour run-time | TeraShake domain (600x300x80 km^3) | PetaShake domain (800x400x100 km^3) | - CARA |
|---|---------------------------------------|---|-------------------------|
| Fault system interaction | NO | YES | |
| Inner Scale | 200m | 25m | |
| Resolution of terrain grid | 1.8 billion mesh points | 2.0 trillion mesh points | |
| Magnitude of Earthquake | 7.7 | 8.1 | Sorface disp. Magnitude |
| Time steps | 20,000 (.012 sec/step) | 160,000 (.0015 sec/step) | |
| Surface data | 1.1 TB | 1.2 PB | and the second |
| Volume data | 43 TB | 4.9 PB | and the |








Information courtesy of the Southern California Earthquake Center

[14] F. Berman: Maximising the Potential of Research Data

Data Access & Challenges



- P = Processor core elements
 - Compute: floating points or integers
 - Arithmetic units (compute operations)
 - Registers (feed those units with operands)
- Data access' for application/levels
 - Registers: 'accessed w/o any delay'
 - L1D = Level 1 Cache Data (fastest, normal)
 - L2 = Level 2 Cache (fast, often)
 - L3 = Level 3 Cache (still fast, less often)
 - Main memory (slow, but larger in size)
 - Storage media like harddisk, tapes, etc. (too slow to be used in direct computing)

[5] Introduction to High Performance Computing for Scientists and Engineers



The DRAM gap is the large discrepancy between main memory and cache bandwidths

Big Data Drives Data-Intensive HPC Architecture Designs


- More recently system architectures are influenced by 'big data'
 - CPU speed has surpassed IO capabilities of existing HPC resources
 - Scalable I/O gets more and more important in application scalability
- Requirements for Hierarchical Storage Management ('Tiers')
 - Mass storage devices (tertiary storage) too slow to enable active processing of 'big data'
 - Increase in simulation time/granularity means TBs equally important as FLOP/s
 - Tapes cheap, but slowly accessible, direct access to compute nodes needed
 - Drive new 'tier-based' designs

| | server | core | mem[GB] | disk[TB] | Count |
|--------|--------|------|---------|----------|-------|
| Tier 1 | 2950 | 8 | 16 | 22.50 | 40 |
| Tier 2 | R900 | 16 | 64 | 33.75 | 4 |
| Tier 3 | R900 | 16 | 128 | 11.25 | 2 |
| total | | 416 | 1152 | 1057.50 | 46 |

[16] A. Szalay et al., 'GrayWulf: Scalable Clustered Architecture for Data Intensive Computing'




Application Co-Design of HPC Architectures – Modular Supercomputing Example



Lecture 1 – High Performance Computing

New HPC Architectures – Modular Supercomputing Architecture Example



Lecture 1 – High Performance Computing

Large-scale Computing Infrastructures

- Large computing systems are often embedded in infrastructures
 - Grid computing for distributed data storage and processing via middleware
 - The success of Grid computing was renowned when being mentioned by Prof. Rolf-Dieter Heuer, CERN Director General, in the context of the Higgs Boson Discovery:
- Other large-scale distributed infrastructures exist
 - Partnership for Advanced Computing in Europe (PRACE) \rightarrow EU HPC
 - Extreme Engineering and Discovery Environment (XSEDE) \rightarrow US HPC


'Results today only possible due to extraordinary performance of Accelerators – Experiments – Grid computing'

[18] Grid Computing Video




Lecture 11 will give in-depth details on scalable approaches in large-scale HPC infrastructures and how to use them with middleware

[Video] PRACE – Introduction to Supercomputing



[19] PRACE – Introduction to Supercomputing

Lecture Bibliography



Lecture Bibliography (1)

- [1] Terrestrial Systems Simulation Lab, Online: http://www.hpsc-terrsys.de/hpsc-terrsys/EN/Home/home_node.html
- [2] Nest:: The Neural Simulation Technology Initiative, Online: https://www.nest-simulator.org/
- [3] T. Bauer, 'System Monitoring and Job Reports with LLView', Online: <u>https://www.fz-juelich.de/SharedDocs/Downloads/IAS/JSC/EN/slides/supercomputer-ressources-2018-11/12b-sc-llview.pdf?</u> blob=publicationFile
- [4] Wikipedia 'Supercomputer', Online: http://en.wikipedia.org/wiki/Supercomputer
- [5] Introduction to High Performance Computing for Scientists and Engineers, Georg Hager & Gerhard Wellein, Chapman & Hall/CRC Computational Science, ISBN 143981192X, English, ~330 pages, 2010, Online: http://www.amazon.de/Introduction-Performance-Computing-Scientists-Computational/dp/143981192X
- [6] TOP500 Supercomputing Sites, Online: <u>http://www.top500.org/</u>
- [7] LINPACK Benchmark, Online: <u>http://www.netlib.org/benchmark/hpl/</u>
- [8] HPC Challenge Benchmark Suite, Online: <u>http://icl.cs.utk.edu/hpcc/</u>
- [9] JUBE Benchmark Suite, Online: http://www.fz-juelich.de/ias/jsc/EN/Expertise/Support/Software/JUBE/ node.html
- [10] K. Hwang, G. C. Fox, J. J. Dongarra, 'Distributed and Cloud Computing', Book, Online: <u>http://store.elsevier.com/product.jsp?locale=en_EU&isbn=9780128002049</u>
- [11] The OpenMP API specification for parallel programming, Online: <u>http://openmp.org/wp/openmp-specifications/</u>

Lecture Bibliography (2)

- [12] The MPI Standard, Online: <u>http://www.mpi-forum.org/docs/</u>
- [13] OpenMPI Web page, Online: <u>https://www.open-mpi.org/</u>
- [14] Fran Berman, 'Maximising the Potential of Research Data'
- [15] Big Data Tips Big Data Mining & Machine Learning, Online: <u>http://www.big-data.tips/</u>
- [16] A. Szalay et al., 'GrayWulf: Scalable Clustered Architecture for Data Intensive Computing', Proceedings of the 42nd Hawaii International Conference on System Sciences – 2009
- [17] DEEP Projects Web page, Online: <u>http://www.deep-projects.eu/</u>
- [18] How EMI Contributed to the Higgs Boson Discovery, YouTube Video, Online: <u>http://www.youtube.com/watch?v=FgcoLUys3RY&list=UUz8n-tukF1S7fql19KOAAhw</u>
- [19] PRACE Introduction to Supercomputing, Online: <u>https://www.youtube.com/watch?v=D94FJx9vxFA</u>
- [20] A. Lintermann & M. Riedel et al., 'Enabling Interactive Supercomputing at JSC Lessons Learned', ISC 2019, Frankfurt, Germany, Online: <u>https://www.researchgate.net/publication/330621591 Enabling Interactive Supercomputing at JSC Lessons Learned ISC High Performance 2018 Intern</u> <u>ational Workshops FrankfurtMain Germany June 28 2018 Revised Selected Papers</u>
- [21] A. Streit & M. Riedel et al., 'UNICORE 6 Recent and Future Advancements', Online: https://www.researchgate.net/publication/225005053 UNICORE 6 - recent and future advancements
- [22] Project Jupyter Web page, Online: <u>https://jupyter.org/hub</u>

Lecture Bibliography (3)

- [23] J. Haut, G. Cavallaro and M. Riedel et al., IEEE Transactions on Geoscience and Remote Sensing, 2019, Online: <u>https://www.researchgate.net/publication/335181248 Cloud Deep Networks for Hyperspectral Image Analysis</u>
- [24] Apache Spark, Online: https://spark.apache.org/
- [25] YouTube Video, 'Neural Network 3D Simulation', Online: <u>https://www.youtube.com/watch?v=3JQ3hYko51Y</u>
- [26] A. Rosebrock, 'Get off the deep learning bandwagon and get some perspective', Online: http://www.pyimagesearch.com/2014/06/09/get-deep-learning-bandwagon-get-perspective/
- [27] J. Lange, G. Cavallaro, M. Goetz, E. Erlingsson, M. Riedel, 'The Influence of Sampling Methods on Pixel-Wise Hyperspectral Image Classification with 3D Convolutional Neural Networks', Proceedings of the IGARSS 2018 Conference, Online: https://www.researchgate.net/publication/328991957 The Influence of Sampling Methods on Pixel-Wise Hyperspectral Image Classification with 3D Convolutional Neural Networks
- [28] G. Cavallaro, Y. Bazi, F. Melgani, M. Riedel, 'Multi-Scale Convolutional SVM Networks for Multi-Class Classification Problems of Remote Sensing Images', Proceedings of the IGARSS 2019 Conference, to appear

